Regviz

NXP Semiconductors /QN908XC /SYSCON /PIO_CAP_OUT1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PIO_CAP_OUT1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/QN908XC/SYSCON/PIO_CAP_OUT1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PB00_CAP_OUT)PB00_CAP_OUT 0 (PB01_CAP_OUT)PB01_CAP_OUT 0 (PB02_CAP_OUT)PB02_CAP_OUT

Description

pin output status register 0 while captured by writing 1 to IO_CAP

Fields

PB00_CAP_OUT

PB00 output status while captured by writing 1 to IO_CAP
PB01_CAP_OUT

PB01 output status while captured by writing 1 to IO_CAP
PB02_CAP_OUT

PB02 output status while captured by writing 1 to IO_CAP

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data